NTU Mods has new features!

Historical snapshot — AY2019/2020 Semester 2 · View current offering →
ModsEE4614AY2019/2020 Semester 2

Device Parameter Extraction Layout Implementation

AY2019/2020 Semester 2

This course aims to teach you the computer aided design of semiconductor devices and integrated circuits. In the first part, you will learn circuit simulation using the MOS transistor model and explore the impact of mask layout design on circuit performance. The process from simplified Boolean expression to actual circuit layout will be taught. In the second part, you will learn virtual device characterization using device simulator software to obtain the current-voltage characteristics of a MOS transistor. The third part is concerned with the extraction techniques of transistor parameters such as the threshold voltage.

AUs2.0 AUs
CategoriesCore
Mutually Exclusive WithEE4611, EE4612
Exam

Available Indexes

MonTueWedThuFri
930
1000
1030
1100
1130
1200
1230
1300
1330
1400
1430
1500
1530
1600
1630
1700
1730
1800