Historical snapshot — AY2018/2019 Semester 2 · View current offering →
ModsCZ1005AY2018/2019 Semester 2
Digital Logic
AY2018/2019 Semester 2
Binary variables and logic gates; implementation technologies; combinatorial circuits; binary integers and arithmetic circuits; sequential circuits; simple state machines; digital design using hardware description languages.
| AUs | 3.0 AUs |
| Categories | CoreMinorsBDE |
| Not Available To Programme | BCE, CE, CEEC |
| Not Available As BDE/UE To Programme | BUS(BA), BUS(IT), EEE, EEEC, ENG, ENG(EEE), IEEC, IEM |
| Mutually Exclusive With | CSC104 |
| Exam |
Available Indexes
| Mon | Tue | Wed | Thu | Fri | |
|---|---|---|---|---|---|
| 930 | |||||
| 1000 | |||||
| 1030 | |||||
| 1100 | |||||
| 1130 | |||||
| 1200 | |||||
| 1230 | |||||
| 1300 | |||||
| 1330 | |||||
| 1400 | |||||
| 1430 | |||||
| 1500 | |||||
| 1530 | |||||
| 1600 | |||||
| 1630 | |||||
| 1700 | |||||
| 1730 | |||||
| 1800 |